

# SRAM Cell for Emerging Nanotechnology Applications

<sup>1</sup>Shubham Srivastava, <sup>2</sup>Sumit Kumar Gupta, <sup>3</sup>Ankur Shukla

Dept of Electronics and Communication

Bansal Institute of Engineering and Technology, Lucknow, India

shubhamut@gmail.com, er.guptasumit@gmail.com, ankurs8886@gmail.com

**Abstract:** In the era of nanotechnology, high performance feature is embedded into small scale device. As the technology is improving into micro scale to deep submicron scale, and the transistor size is shrink. As the result power consumption, signal strength, speed and device size minimizing are hindrance task. Generally chip include a million of transistor. So a lots of parameters optimization associated with transistor along with power dissipation is take care for circuit synthesis. In this paper we will work on a novel 8T SRAM cell and 6T SRAM of different authors for different parameters.

**Keywords:** 6T SRAM, 8T SRAM, Low Power, high Speed

## 1. Introduction

Static Random Access Memory (SRAM) has come to be a prime component in many VLSI Chips because of their massive storage density and small get entry to time. SRAM has come to be the topic of good sized studies because of the rapid improvement for low electricity memory design at some stage in recent years due to boom call for for notebooks, laptops, IC memory cards and hand-held communication gadgets. SRAMs are extensively used for cellular programs as both on chip and rancid-chip recollections, due to their ease of use and occasional strength intake. In the overall performance of reminiscence mobile, put off and energy intake plays a major role.

Static random-get right of entry to memory is a form of semiconductor memory that uses bistable latching circuitry to keep every bit. The term static differentiates it from dynamic RAM which ought to be periodically refreshed. SRAM famous records remembrance, however is still volatile in conventional sense, that records is in the end misplaced while memory is not powered. The primary limitations to the scaling of bulk CMOS to few nm gate lengths consist of short channel outcomes, Sub-threshold leakage, gate-dielectric leakage and tool to device versions. Due to surprising growth in threshold voltage i.E.  $V_t$  oscillation produced with the aid of typical and fashionable method variations occur in extremely-short channel devices, SRAM mobile and their changes can't be operated at improve scaling of deliver voltages with out functional and parametric failure reasons yield loss. The design of well

known SRAM cell undergoes a whole lot of hassle on write postpone. The design of Low energy SRAM cell may want to lower the write power and get right of entry to delay however couldn't improve their balance. The main objective of this work is to layout a changed SRAM cellular with low energy intake.

In the burden much less 4T SRAM mobile, two NMOS transistors (M3 and M4) are used as pass transistors to get admission to the mobile and PMOS transistors (M1 and M2) are used as drivers for the cell. To design SRAM, it requires pre fee circuit, feel amplifier, row and column decoder and write motive force circuit. First all the peripheral circuits are mentioned. Pre rate circuit of the power line voltages in a high voltage DC application is a initial mode which contemporary-limits the energy source such that a managed upward push time of the machine voltage throughout energy up is completed. When a excessive -voltage system is designed correctly to address the go with the flow of maximum rated power thru its distribution gadget, the components in the system can nevertheless go through good sized stress upon the device "strength up". In some programs, the event to set off the system is an extraordinary incidence, inclusive of in commercial software energy distribution which is typically on almost all the time.

In the 4T SRAM array the bitlines are pre-charged to ground as opposed to VDD and consequently ingesting less energy than the 6T SRAM array. The schematic of the pre-charge circuit for the loadless 4T SRAM array is shown in Figure 3.1(a). In load much less 4T SRAM has three NMOS transistors, which is pre-charge bits line by floor [19]. The sense amplifier is in fee of detecting what fee is stored in an SRAM mobile throughout examine cycle and displaying that cost on the output. Since best one row of information is accessed for the duration of each study cycle, every column of cells inside the SRAM array calls for only one sense amplifier [30]. A experience amplifier works through sensing a noticeably small difference among the voltages of the two bitlines, then amplifying the distinction at the output to show if a cellular is storing both good judgment 1 or 0. The bitlines are pre-charged earlier than every read cycle to make sure that the difference among the bitline voltages are because of the price this is stored inside the cell. If the bit traces are not precharged, there's a danger that the feel

# International Conference on Recent Advancement in Science & Technology- 2020 (ICRAST-2020)

amplifier may want to misread and gift an incorrect price on the output. Often times experience amplifiers are accompanied with the aid of an output buffer to ensure that the whole common sense stage is shown at the output. There are two most important sense amplifier classes; voltage experience amplifiers and current feel amplifiers [26]. The desire and layout of a SA defines the robustness of bit line sensing, impacting the read pace and strength. High density reminiscences typically include improved bit line parasitic capacitances. These big capacitances slow down voltage sensing and makes bitline voltage swings power-eating, which result in slower and more power hungry memories. The want for large memory potential, better speed, and lower energy dissipation, impose change offs inside the layout of SA. Also due to the fact that SRAMs do not function facts refresh after sensing, the sensing operation should be non - destructive.

## 2. Related Work:

[5] E. Vittoz,2012 discussed a RF strength harvester optimized for sensitivity and consequently wireless range, for applications requiring intermittent verbal exchange. The RF electricity harvester produces a 1V output at -32dBm sensitivity and 915MHz. This is performed the use of a CMOS rectifier running in the subthreshold area and an off-chip impedance matching community for reinforcing the received voltage. Equations predicting the rectifier performance are presented and confirmed thru measurements of more than one rectifiers using one of a kind transistors in a 130nm CMOS technique.

[6] A. Wang,2006 worked on emerging embedded applications together with wireless sensor networks, the key metric is minimizing strength dissipation rather than processor speed. Minimum strength evaluation of CMOS circuits estimates the optimum working factor of clock frequencies, deliver voltage, and threshold voltage. The minimal electricity evaluation indicates that the ideal electricity deliver generally takes place in subthreshold (e.g., supply voltages are below device thresholds). New subthreshold common sense and memory layout methodologies are advanced and confirmed on a quick Fourier remodel (FFT) processor. The FFT processor makes use of an strength-aware architecture that permits for variable FFT duration (128–1024 factor), variable bit-precision (eight b and sixteen b) and is designed to research the estimated minimum energy factor. The FFT processor is fabricated the use of a standard zero.18- m CMOS common sense method and operates right down to a hundred and eighty mV. The minimal energy point for the 16-b 1024-factor FFT processor happens at 350-mV supply voltage where it dissipates a hundred and fifty five nJ/FFT at a clock frequency of 10 kHz

[7] B. H. Calhoun,2006 worked on Low-voltage sub-threshold operation has confirmed to minimize energy in keeping with operation for good judgment, and sub-threshold structures will require reminiscences that characteristic at the identical low voltages. In this paintings, a 65nm SRAM that features into the sub-threshold location and examines the effect of manner version for low-voltage operation is described.


[9] Jinhui Chen,2006 worked on a 512 x 13b extremely-low power subthreshold reminiscence is fabricated on a 130-nm manner generation. The fabricated reminiscence is absolutely functional for read operation with a one hundred ninety mV energy supply at 28 kHz, and 216 mV for write operation. Single bits are measured to read and write properly with VDD as low as 103 mV and 129 mV, respectively. The reminiscence operates at a 1 MHz clock rate with a 310 mV energy supply. This operating point has 1.197  $\mu$ W energy intake, of which zero.366  $\mu$ W is due to leakage and 0.831  $\mu$ W is due to dynamic electricity dissipation. Analysis of the to be had fan-out or fan-in that can be supported at a given voltage is summarized. A wide variety of circuit strategies are supplied to overcome the considerably decreased on-to-off contemporary ratios and the negative power energy of transistors running in subthreshold. These include a gated comments reminiscence mobile, and hierarchical examine and decode circuits. The reminiscence is dynamic, with pseudo-static operation provided thru self-timed control of the keeper transistors to mitigate multiplied variability manifested in subthreshold operation.

According to [10] T. Kim,2007 the impact of the opposite brief-channel effect (RSCE) on tool present day is stronger inside the subthreshold location because of decreased drain-triggered barrier reducing (DIBL) and the exponential dependency of cutting-edge on threshold voltage. This work describes a tool-size optimization method for subthreshold circuits utilizing RSCE to attain high drive present day, low tool capacitance, much less sensitivity to random dopant fluctuations, higher subthreshold swing, and progressed electricity dissipation. Simulation outcomes the use of ISCAS benchmark circuits display that the important path delay, strength consumption, and energy intake may be stepped forward by up to ten.4%, 34.Four%, and 41.2%, respectively.

## 3. Methodology:

### 7T SRAM CELL:

The circuit of 7T SRAM cell is fabricated from two CMOS inverters which might be connected pass coupled to each other with additional NMOS Transistor which is related to examine line and has pass NMOS transistors related to bit traces and bit line bar respectively.



**Fig. 1: 7T SRAM CELL**

Figure 3.3 indicates circuit of 7T SRAM Cell, wherein the gate admission to transistors M5 is hooked up to the phrase-line (WL) to carry out the get entry to write and M6 is attached to the Read-line (R) to perform the study operations through the column bit-lines (BL<sub>1</sub> and BL<sub>2</sub>). The bit-strains act as I/O nodes sporting the facts from SRAM cells to a feel amplifier during study operation or from write within the reminiscence cells at some stage in write operations

**3.1.4 8T SRAM CELL:**

The architecture of 8T SRAM cell is just like that of traditional 6T SRAM cellular. But the skip transistors in 6T SRAM cell are changed by using Transmission Gates. Therefore, two greater transistors M7 and M8 are added to the circuit. The operating of TG8T SRAM cellular include operation i.e. Write and read operation.

**A. READ MODE:**

When we acting a write operation ,both the bit traces are at opposite voltages which constitute if bit line BL is at excessive then BLB is at low and vice versa (BL=1 and BLB =zero or BL =zero and BLB =1). When WL turns into high and additionally WLB =zero which enables NMOS and PMOS transistors M5 and M6 then information writes at the output nodes Q and QB of lower back to again related inverter.


**B. WRITE MODE:**

When we carry out the read operation which is simply opposite to the write operation, both the bit lines are at high voltages additionally behave as an output and WL is raised to excessive and WLB at zero.


Since one of the output nodes (Q and QB) is at low then one in every of pre-charged bit lines start discharging and at that instant statistics goes to be read.

Schematic of 8T SRAM mobile is proven in fig 2 In that we are the use of more transistors M7 and M8 for lowering the strength dissipation. WS signal is used for controlling the

M7 and M8 all through Write “zero” and write “1” operation.




**Fig. 2 : 8T SRAM Cell**



**Fig. 2: Write driver [9]**

A decoder is used to decode the given input address and to permit a selected WL(word line). There is numerous types of decoders available. Here we've got the dynamic decoder used. Dynamic decoders [30] have the subsequent blessings while compared to the other forms of decoders. (a) The wide variety of transistors used is much less. (b) The layout of the decoder is easy and much less time eating. (c) The electricity intake is less. (d) The pace of the decoder is also suitable. In unique dynamic CMOS AND gate decoder is used in as opposed to dynamic CMOS OR gate decoder, as the


former consumes less area and much less strength than the latter. For a word reminiscence, an  $m:n$  dynamic CMOS AND gate decoder is used, wherein  $m = \log_2 n$ . The schematic of a 2:four dynamic CMOS AND gate decoder is proven in Figure 3.



**Fig. 3: Dynamic CMOS AND Gate Decoder [3]**

**3.2 4x4 SRAM cell Array Design:**

This segment describes the designing of 4x4 SRAM cell arrays of 4 rows and four columns. Each block of the array is of SRAM cellular. There are 4 rows and 4 columns arranged to form a 4x4 SRAM cellular array. To cope with those rows of cells the decoder is used previous to the array arrangement. The AND based totally 2:4 decoder is used to generate the cope with traces, the wide variety of transistors used for the decoder circuit is 28 (every AND gate makes use of 6 transistor and NOT gate made up of 2 transistors).




**Fig 4. 4X4 SRAM Cell Array**

These cope with lines which shape the outputs of decoder are related to every row of the array. The input and output information control consists of write and prepared circuitry.

From the decoder the address is chosen within the array and four bits of statistics is written or examine in parallel from D0 to D3. The SRAM block inside the above parent is replaced with 6T SRAM and 7T and 8T SRAM cells to form array of SRAM cells with respective cells. When the SRAM is replace with 6T SRAM mobile, the power intake and put off are measured. The same is completed with 7T, 8T and 9T SRAM cells as the block aspect. After the implementation of SRAM array with 6T, 7T, 8T and 9T SRAM cells, the strength consumption and postpone are compared.

**4. Result and Discussion:**

This work explains the design and simulation of 8T SRAM. The results carry the circuit design detail on tanner tool and related waveforms of power and voltage.




**Fig 5: Design of 8T SRAM using Tanner tool**


In the figure 4.8 the design of 8T SRAM structure is shown. It has three CMOS inverters having 6 transistors and two additional transistors NMOS\_3 and NMOS\_4 thus we have total 8 transistors alongwith NMOS\_1 and 2 transistors. The voltage source\_1 (given at BL port) is the input signal that is to be used as write signal. This signal is given to the inverter through the NMOS\_1. This is the inverter input named as InOut1. The inverter output is taken at InOut2 terminal connected to output of one of the inverter. InOut2 signal is passed through the NMOS\_2 and taken at BLB terminal. The voltage  $V_{dd} = 1.5$  volts and the read/write control signal i.e 'vol' is given to both the NMOS 1 and 2. These read write control signal are used to save and read the voltage source\_1 signal in this 6T SRAM structure. Voltage of 1.5volt is connected as vin1 and vin2 to the NMO# 3 and 4.

Figure 6 shows the dynamic power dissipation performance of 8T SRAM. It can be observed that during the static levels the power consumption is zero. The moents at which the read/write operation is performed the power consumption in

form of spikes are observed for small moments. The maximum power consumed here is 510micro watts and the minimum power consumption is zero thus the average power consumption can be taken as 255 micro watt.




**Fig. 6: Dynamic Power dissipation analysis of 8T SRAM**



**Fig. 7: Response for read/write Logic validation for 8T SRAM**

After getting the power dissipation the logic validation is performed for read write operation as shown in figure 7. For this purpose different binary input are given at write control moments and there after read control is used to verify the successful write operation. Figure 8 shows the magnified view of read write logic validation. Here initially binary input is low '0' and the write signal is given as read/write port is high. In this figure there are three waveforms named as v(inout2) : blue, v(inout1):black and c(N2) red. Initially

during write operation input is low and then it becomes read phase and we get zero as output then again write signal is given and input is '1' and the read signal is made high and read output is '1'. Thus it justifies that '01' given as input during write phase and '01' is exactly obtained at read phase.



**Fig. 8: Magnified view for read write logic validation for 8T SRAM**

### 5. Conclusion:

In this work we conclude the element simulation evaluation of Low power SRAM cell for special frequencies. The dynamic power may be expressed as:  $P = \alpha CV^2 f$ . We will take a look at the charging time and discharging time. The changes in charging and discharging time with frequency the electricity dissipation is likewise observed. For this reason write operation on exclusive conditions and structures might be generated by way of simulation technique. 6T and 8T SRAM cellular dissipation during circuit dynamic switching activity are targeted to improve. In 8T SRAM cell the crosstalk voltage values are located for bit strains, word line (WL) and for outputs in evaluation to traditional SRAM cellular are achieved. These values can be managed with the assist of right sizing of Width (W) and Length (L) of the transistor. In these 6T and 8T SRAM mobile we will stopping any single bit line from being discharged during write "0" in addition to write "1" mode by means of right selection of sign WS. The assessment of 6T SRAM cell and 8T SRAM cell is in the end achieved in this work.

### References:

- [1] T. H. Kim, J. Liu, J. Keane, C. H. Kim, "A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for UltraLow-Voltage Computing," IEEE J. Solid-State Circuits, vol.43, no.2, pp.518-529, Feb. 2008. T. H. Kim, J.

## International Conference on Recent Advancement in Science & Technology- 2020 (ICRAST-2020)

- Liu, J. Keane, C. H. Kim, "A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for UltraLow-Voltage Computing," IEEE J. Solid-State Circuits, vol.43, no.2, pp.518-529, Feb. 2008.
- [2] I. J. Chang, J. J. Kim, S. P. Park, K. Roy, "A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS," IEEE J. SolidState Circuits, vol.44, no.2, pp.650-658, Feb. 2009
- [3] A. Teman, L. Pergament, O. Cohen, A. Fish, "A 250 mV 8Kb 40 nm Ultra-Low Power 9T Supply Feedback SRAM (SF-SRAM)," IEEE J. Solid-State Circuits, vol.46, no.11, pp. 2713-2726, Nov. 2011
- [4] L. Chang, D. M. Fried, J. Hergenrother, J. W. Sleight, R. H. Dennard, R. K. Montoye, L. Sekaric, S. J. McNab, A. W. Topol, C. D. Adams, K. W. Guarini, W. Haensch, "Stable SRAM cell design for the 32 nm node and beyond," in Symp. VLSI Tech. Dig. Tech. Papers, Jun. 2005, pp. 128–129.
- [5] E. Vittoz and J. Fellrath, "CMOS analog integrated circuits based on weak inversion operations," IEEE J. Solid-State Circuits, vol. SSC-12, no. 2, pp. 224–231, Jun. 2012.
- [6] A. Wang and A. P. Chandrakasan, "A 180-mV subthreshold FFT processor using a minimum energy design methodology," IEEE J. SolidState Circuits, vol. 40, no. 1, pp. 310–319, Jan. 2005.
- [7] B. H. Calhoun and A. Chandrakasan, "A 256 kb subthreshold SRAM using 65 nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2006, pp. 628–629.
- [8] L. Chang et al., "Stable SRAM cell design for the 32 nm node and beyond," in Symp. VLSI Technology Dig. Tech. Papers, 2005, pp. 128–129.
- [9] J. Chen, L. T. Clark, and T. Chen, "An ultra-low-power memory with asubthreshold power supply voltage," IEEE J. Solid-State Circuits, vol. 41, no. 10, pp. 2344–2353, Oct. 2006
- [10] T. Kim, H. Eom, J. Keane, and C. Kim, "Utilizing reverse short channel effect for optimal subthreshold circuit design," in Proc. Int. Symp. Low Power Electronics (ISLPED'06), Oct. 2006, pp. 127–130.
- [11] International Technology Roadmap for Semiconductors.[Online].Available: <http://public.itrs.net>.
- [12] Mohammad Sharifkhani, Member, IEEE, and Manoj Sachdev, Senior Member, IEEE Segmented Virtual Ground Architecture for Low-Power Embedded SRAM IEEE transaction on very large scale integration(VLSI) systems, vol. 15, no. 2, february 2007
- [13] Mai, K.W., Mori, T., Amrutur, B.S., Ho, R., Wilburn, B., Horowitz, M.A., Fukushi, I., Izawa, T. and Mitarai, S. (1998), "Low power SRAM design using half-swing pulsemode techniques", IEEE J. Solid-State Circuits, Vol. 33, pp. 1659-71.