

A Review on A CMOS Band gap Reference With Low Temperature And High Power

Richa Pandey

Electronics and Communication Engg.

DRMLAUJET, Ayodhya, India

pandeyricha1598@gmail.com

Abstract: In this paper we are working on band gap reference and low temperature of CMOS on different methods. A low voltage, micro-power, curvature-corrected bandgap reference is presented that is capable of working down to input voltages of 1.1 V in a relatively inexpensive process, MOSIS 2 mm technology. This is a vanilla N-well CMOS process technology with an added P-base layer. Second order curvature correction for this reference is accomplished by a versatile piecewise-linear current-mode technique.

Keyword: Analog Integrated Circuit, Bandgap reference, CMOS, Temperature Independence.

1. Introduction:

One of the important constructing blocks of many analog circuits is a voltage reference, which need to showcase little dependence on supply and manner parameters and a nicely defined dependence on temperature.

As a well-hooked up reference generator technique, bandgap reference is maximum popular for each Bipolar and CMOS technology. The precept of the bandgap circuits relies on two agencies of diode-connected BJT transistors strolling at distinctive emitter cutting-edge densities. By cancelling the negative temperature dependence of the PN junctions in one organization of transistors with the high quality temperature dependence from a PTAT (proportional-to-absolute-temperature) circuit which includes the alternative institution of transistors, a set DC voltage is generated which doesn't trade with temperature. The resulting voltage is ready 1.2–1.3 V, relying on the precise generation, and is near the theoretical band gap of silicon at 0°K. [1][2]

Generally a bandgap reference circuit includes a supply-impartial biasing circuit, a diode related BJT transistor generating a voltage with bad temperature coefficient, a PTAT circuit and a few type of comments mechanism to enhance the overall performance. In this work, a size and addition circuit is implemented to output the reference voltage. Current mirrors with contemporary comments mechanism are used to limit supply dependence. Feedback mechanism is implemented by means of a simple 2-degree single-ended differential amplifier. The circuit has been optimized for minimum temperature and supply dependence with handiest implementation.

2. Related Work:

[1] Piero Malcovati, 2001 gifted a bandgap circuit capable of producing a reference voltage of zero.54 V. The circuit, implemented in a submicron BiCMOS generation, operates with a supply voltage of one V, eating ninety two W at room temperature. In the bandgap circuit proposed, we use a nonconventional operational amplifier which achieves clearly 0 systematic offset, working without delay from the 1-V power deliver. The bandgap architecture used permits a straightforward implementation of the curvature repayment method. The proposed circuit achieves 7.5 ppm/K of temperature coefficient and 212 ppm/V of supply voltage dependence, without requiring extra operational amplifiers or complex circuits for the curvature reimbursement.

This work offered a BiCMOS bandgap reference circuit which produces an output voltage of 0.54 V, starting from a deliver voltage as little as 1 V. The circuit operates in the modern-day domain and consists of a nonconventional operational amplifier with certainly 0 systematic offset. Accurate reimbursement of the output voltage temperature dependence is obtained with a simple however very effective implementation of the curvature correction technique. The circuit may be at once carried out additionally in a simply CMOS era with a degradation of minimum power deliver voltage because of the additional headroom required to layout a CMOS operational amplifier. The proposed bandgap reference circuit, fabricated in a zero.8- m BiCMOS era, achieves a temperature coefficient of 7.5 ppm/K and dependence on the supply voltage of 212 ppm/V, with a electricity intake of most effective 92 W at room temperature.

[2] Akshaya.R, 2017 presented implementation and design of Bandgap reference circuit with zero.2ppm/ low temperature coefficient in 180nm CMOS procedure era. The designed circuit achieves a simulated output voltage reference of 1.12V at room temperature (27°C) with the temperature variety of - forty°C to +a hundred twenty five°C underneath deliver voltage of 1.8V. The strength consumption is 52.37uW at room temperature and energetic place is eighty one.4um*sixty three.43um. The designed circuit turned into carried out the use of Cadence Virtuoso and simulated using Spectre ADE. A first order CM_BGR is designed using zero.18um CMOS generation with supply voltage of 1.8V to achieve a precised output voltage reference of 1.12V at 27°C room temperature and reap zero.2ppm/°C of low temperature coefficient with temperature variety of -forty°C to 125°C. In contrast [1], the equal circuit whilst simulated in zero.04µm CMOS era with

deliver voltage of about 1.425 to three.6V achieves forty one.5ppm/°C of temperature coefficient, that's extra than the temperature coefficient of proposed first order CM_BGR. Similarly, when as compared with a BGR layout in zero.11µm era with 1.5V of supply voltage, achieves a Vref of 673.8mV and eight.5ppm/°C of temperature coefficient [2], comparatively extra than the proposed first order BGR circuit. Therefore, the proposed first order CM_BGR layout technique is moderately the easy and may be carried out in any CMOS system generation with electricity consumption of 52.37µW at 27°C room temperature.

[3] Gabriel Alfonso,1990 worked on a low voltage, micro-strength, curvature-corrected bandgap reference is provided that is capable of working down to input voltages of one.1 V in a incredibly cheaper process, MOSIS 2 mm technology. This is a vanilla N-well CMOS system era with an introduced P-base layer. Second order curvature correction for this reference is executed by way of a versatile piecewise-linear cutting-edge-mode method. The 0.595 V precision reference performed a line law overall performance of 408 ppm/V for enter voltages among 1.2 and 10 V. The circuit only used 14 mA of quiescent current glide. A low voltage, micro-power curvature-corrected bandgap circuit has been fabricated in a highly less expensive manner, MOSIS CMOS 2 mm N-nicely technology with an delivered P-base layer. The P-base layer is used to create NPN transistors. However, a vanilla CMOS model of the circuit can also be designed through using lateral PNP transistors and/or junction diodes readily to be had within the procedure. The circuit implements a singular cutting-edge-mode piecewise-linear curvature correction approach. The precision reference performed a line law overall performance of 408 ppm/V for enter voltages between 1.2 and 10 V at a most quiescent modern float of 14 mA. The circuit operated right down to a minimum input voltage of one.1 V. This novel curvature correcting scheme may be used in almost any method generation yielding dependable temperature compensation. The additional circuitry required for this correction is compact and is effortlessly applied. The architecture also lends itself for flexible trimming techniques. The ensuing circuit is like minded with low quiescent cutting-edge float and with low voltage operation, which is in particular essential in a market in which call for is developing for battery powered electronics requiring increasing efficiency and toughness.

A excessive precision temperature compensated CMOS bandgap reference is offered. [4] Abhisek Dey,2017 proposed circuit employs modern-day-mode structure that improves the temperature balance of the output reference voltage as well as the electricity deliver rejection whilst compared to the conventional voltage-mode bandgap referenc. Using most effective first order compensation the brand new architecture can generate an output reference voltage of 550mV with a height-to-top variation of 400µV over a wide temperature range from -25oC to +100oC which corresponds to a temperature coefficient of five.8ppm/oC. The output reference

voltage reveals a variation of two.4mV for supply voltage ranging from 1.6V to two.0V at ordinary technique corner. A differential cascaded three-stage operational amplifier is included inside the bandgap circuit to enhance the energy supply rejection of the BGR. Simulation end result suggests that the power deliver rejection ratio of the proposed circuit is 79dB from DC up to 1kHz of frequency. The proposed bandgap reference is implemented the usage of UMC zero.18µm CMOS procedure and it occupies an active format vicinity of 0.14mm². A CMOS contemporary-mode bandgap reference with high PSRR and low temperature coefficient is supplied and validated. Using a 1.8V deliver, a reference voltage of 550mV has been generated, which shows a TC of five.8ppm/oC over a wide temperature range from -25oC to 100oC. The proposed circuit registers a PSRR of extra than 79dB at low frequency at ordinary process nook. So, it can fairly be concluded that this BGR circuit is well suited for the CMOS gadget-on-chip (SoC) programs for its strength deliver flexibility, temperature-balance of the reference voltage and excessive power deliver rejection ratio.

[5] Shopan din Ahmad Hafiz,2010 describeed the layout of a bandgap reference, implemented in zero.50 µm CMOS generation. The circuit generates a reference voltage of one.2218V. It can operate among 20°C & 70° C. Total version of reference voltage within the temperature variety is 2.6mV which is zero.213% of the reference voltage. This circuit works in a modern-day comments mode, and it generates its own reference current, ensuing in a solid operation. A begin-up circuit is needed for a success operation of the system. A easy bandgap reference circuit in 0.Five micron CMOS system has been designed. The parasitic BJT of a CMOS process (pnp transistor among supply, nwell and p substrate) is used inside the bandgap middle. Bandgap core produces a voltage this is insensitive to variant in temperature. This is accomplished through summing a fine TC voltage and a poor TC voltage. In this circuit, the variation of reference voltage is about 0.213% with appreciate to exchange in temperature. The operational amplifier used inside the circuit is a two level differential amplifier. The amplifier accomplishes crucial responsibilities, riding the bandgap middle and supplying a voltage that's insensitive to version in supply. The variation of reference voltage is ready zero.275% with recognize to supply voltage. The bandgap reference circuit can help a 0 current even when the strength supply is on. So for proper operation the circuit needs to be turned on. Therefore, a simple start-up circuit has been used. When the circuit is turned on, this inverter circuit is turned off. The primary purpose of this work is to design the circuit in CMOS procedure. This allows to avoid BiCMOS process that's a bit bit complex and lots greater expensive than CMOS process.

A bandgap voltage reference (BGR) circuit designed with the low-temperature polycrystalline silicon (LTPS) skinny-film transistors (TFTs) on glass substrate is proposed by [6] Ting-Chou Lu,2008, which has been successfully established in a

three- μm LTPS technique. The experimental consequences have shown that the measured temperature coefficient of the new proposed bandgap voltage reference circuit is round 195 $\text{ppm}/^\circ\text{C}$ under the supply voltage of 10V. The proposed bandgap voltage reference circuit may be implemented on unique analog circuits for System-on-Panel (SoP) or System-on-Glass (SoG) applications. The new proposed bandgap voltage reference circuit realized through all TFT gadgets has been correctly tested in a three- μm LTPS method. The size outcomes of the bandgap voltage reference are VREF of 6.87 V with temperature coefficient of 195 $\text{ppm}/^\circ\text{C}$, which consumes an working contemporary of eight. Ninety seven μA beneath deliver voltage of 10 V on glass substrate. The new proposed bandgap voltage reference circuit may be used to comprehend the proper analog circuits in LTPS process for System-on-Panel (SoP) or System-on-Glass (SoG) applications.

[7] Assia Hamouda,2013 described a CMOS bandgap reference fabricated in zero.18 μm TSMC CMOS era, with ultralow power consumption, high Power Supply Rejection Ratio (PSRR) and less temperature flow over huge temperature range. This is completed by means of the use of a trustworthy three bits trimming circuit layout consists of high ohmic polysilicon unit resistors to store area and eight to 1 multiplexer digitally controlled to exchange among the eight one of a kind outputs. The overall performance of the design changed into established experimentally. The carried out bandgap reference voltage measured has confirmed a temperature coefficient of seven. Seventy two $\text{ppm}/^\circ\text{C}$ over temperature variety of -40°C to a hundred twenty five $^\circ\text{C}$ on wide supply voltage from 2.6V to 4V and consumes a supply modern-day of one.054 μA at 4V, PSRR of -62dB at 1GHz are without difficulty achieved, which make it broadly applicable in transportable system. The energetic vicinity of the circuit is 0.1 mm^2 . An ultralow electricity CMOS bandgap reference voltage has been defined. A three bit resistor trimming circuit controlled via a virtual circuit in a chip with 8 tunable voltage tiers to gain high process variations and temperature independence. Implemented in TSMC 0.18 μm CMOS Mixed Signal generation. Measuring the TC of diverse samples on the maximum and minimum trim codes, the proposed circuit achieves a measured overall performance of seven.72 $\text{ppm}/^\circ\text{C}$ in the variety of -40°C to 125°C by way of the use of the trim-code 6. The modern-day intake of the BGR is 1.054 μA @ 4V and room temperature, and has PSRR of -62dB @ 1GHz.

[8] Amr I. Kamel,2016 worked offers a excessive extensive band strength deliver rejection ratio (PSRR) modern-day mode bandgap reference (BGR) with a fast startup performance. The BGR includes three major enhancement techniques to improve the PSRR. The proposed design is implemented in 130nm CMOS era. It most effective consumes 50 μA from a 1.8V deliver. The BGR gives 850mV reference voltage and has a power supply rejection ratio (PSRR) of 130dB from DC to 100Hz and more than 110dB till 100MHz. The temperature

coefficient (TC) is 10 $\text{ppm}/^\circ\text{C}$ from -40°C to 125°C . The Bandgap begin-up time is 70ns. A very excessive PSRR, fast begin-up time, low output noise and coffee modern intake BGR has been designed and implemented in 130nm CMOS generation. This BGR has performed a PSRR of 130dB at DC to 100Hz and extra than 110dB till 100MHz, an average output noise of 35 μV from 10Hz to 100kHz. A fast begin-up time of 70ns is completed. The overall modern-day consumption for the proposed BGR is 50 μA . This BGR is suitable for low strength excessive PSRR LDOs and ADCs programs.

[9] X.L. Zhang,2010 worked offers a brand new CMOS amplifier with high common-mode rejection ratio (CMRR) and coffee offset, dedicated to incorporated sensors, the usage of total non-stop-time design approach however with out the need of trimming. This is primarily based on cascading high-advantage differential tiers to shape a composite front-end advantage degree for reinforcing CMRR in addition to decreasing systematic errors, and incorporating an averaging format approach to reduce the random mismatch errors. Powered through a total three.3V deliver, measurements on 15 samples have shown that the imply and wellknown deviation of the input-referred offset are 50.4 μV and 0.678mV respectively. The proposed amplifier has also carried out CMRR greater than 110dB (0 - 150Hz), offset float less than 0. Eight $\mu\text{V}/^\circ\text{C}$ for temperature ranging from -55°C to $+125^\circ\text{C}$, enter-referred noise less than 17.47 nV Hz / at 1kHz and active place of 0.117 mm^2 in a 0.6 μm CMOS generation. The design of a new precision amplifier is supplied. The experimental outcomes have proven that the untrimmed low-noise amplifier can provide notably more advantageous metrics in terms of CMRR, offset and offset float, suggesting that the composite front-cease enter degree architecture has the important thing benefit of simplicity with instrumentation-based performance. The amplifier is specifically beneficial for analog sensor sign processing.

In this work, [10] Sushma S Sangolli,2015 gift the layout of a low voltage bandgap reference (LVBGR) circuit for deliver voltage of 1.2V which could generate an output reference voltage of 0.363V. Traditional BJT primarily based band hole reference circuits deliver very unique output reference but strength and region fed on by means of those BJT gadgets is bigger so for low supply band gap reference we selected MOSFETs operating in sub threshold location primarily based reference circuits. LVBGR circuits with less sensitivity to supply voltage and temperature is utilized in both analog and virtual circuits like high precise comparators utilized in information converter, segment-locked loop, ring oscillator, reminiscence systems, implantable biomedical product etc. In the proposed circuit sub threshold MOSFETs temperature characteristics are used to gain temperature repayment of output voltage reference and it can paintings below very low deliver voltage. A PMOS shape 2stage opamp with a purpose to be working in subthreshold location is designed for the

proposed LVBGR circuit whose gain is 89.6dB and phase margin is seventy four °. Finally a LVBGR circuit is designed which generates output voltage reference of zero.364V given with supply voltage of one.2 V with 10 % variant and temperature coefficient. Of 240ppm/ °C is received for output reference voltage version with respect to temperature over more than a few 0 to a hundred°C. The output reference voltage famous a version of 230µV with a deliver variety of one.08V to at least one.32V at traditional system nook. The proposed LVBGR circuit for 1.2V deliver is designed with the Mentor Graphics Pyxis device the usage of 130nm era with EldoSpice simulator. Overall modern-day fed on with the aid of the circuit is 900nA and also the electricity consumed by means of the complete LVBGR circuit is zero.9µW and the PSRR of the LVBGR circuit is -70dB. The proposed layout of low voltage bandgap reference is applied with deliver voltage of one.2V with 10% version which offers temperature coefficient of 240ppm/°C. When compared with traditional current-mode BGR for low voltage utility, the proposed LVBGR circuit is much less sensitive to resistor mismatches since voltage mode structure is used and output variation of proposed circuit is reduced from 132mV to 230µV with the assist of trimming circuit and format proposed circuit occupies an area of 90µmx60µm. Simulations are completed using MentorGraphics Pyxis tool with EldoSpice simulator in 130nm CMOS technology and the whole LVBGR circuit consumes 0.9µA of cutting-edge and total electricity intake of 0.9µW. The proposed LVBGR circuit is used in low dropout reference (LDO) software which has a deliver of three.3V and produces an output voltage of 1.8V.

3. Conclusion:

From this review we conclude that a high precision temperature compensated CMOS bandgap reference will be present. We will propose circuit employs current-mode architecture that improves the temperature stability of the output reference voltage as well as the power supply rejection when compared to the conventional voltage-mode bandgap reference.

Reference

- [1] Piero Malcovati, H. Banba, H. Shiga, A. Umezawa, T. Miyabata, T. Tanzawa, S. Atsumi, and K. Sakuii, "A CMOS bandgap reference circuit with sub-1-V operation," IEEE J. Solid-State Circuits, vol. 34, pp. 670–674, May 1999.
- [2] Akshay R, Paul R. Gray, Paul J. Hurst, Stephen H. Lewis, Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits", Fourth Edition.
- [3] Gabriel Alfonso, T. Regan, "Low Dropout Linear Regulators Improve Automotive And Battery-Powered Systems," Powerconversion and Intelligent Motion, pp. 65-69, February 1990.
- [4] Abhisek Dey Bang-Sup Song, and Gray, P. "A precision curvature compensated CMOS bandgap reference," in Solid-State Circuits Conference, Digest of Technical Papers, IEEE International Journal, 1983, vol. XXVI, pp. 240 - 241.

[5] Shopan din Ahmad Hafiz, International Journal of Electrical & Computer Sciences IJECS-IJENS Vol:10 No:05 102505-6060 IJECS-IJENS © October 2010 IJENS

[6] T.-C. Lu, H.-W. Zan, and M.-D. Ker, "Temperature coefficient of diode-connected LTPS poly-Si TFT and its application on the bandgap reference circuit," in SID Tech. Dig., 2008, in press

[7] Assia Hamouda, Proceedings of 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)

[8] Amr I. Kamel, A High Wide Band PSRR and Fast Start-Up Current Mode Bandgap Reference in 130nm CMOS Technology, May, 2016

[9] X.L. Zhang, Nanyang Technological University. Downloaded on March 03, 2010 at 20:54:00 EST from IEEE Xplore

[10] Sonal Singhal, "Design and Optimization of a Low Power Voltage Reference Generator Circuit in 45nm CMOS Technology" IEEE Journal of Solid -State Circuits, vol. 39, no 3, March 2004, pp469-475.